



ELECTRONICS

(Filomi

TO : Dell

DATE : Jun. 15, 2010

SAMSUNG TFT-LCD

MODEL NO.: LTN141AT09

NOTE:

- Extension code [-3] : LTN141AT09-3
- Surface type [Anti-Glare]
- Protective glass laminated
- A02 Version for T-con FW Update

Any Modification of Specification is not allowed without SEC's Permission.

APPROVED BY:

PREPARED BY: Application Engineering Group, TCS team

SAMSUNG ELECTRONICS CO., LTD.

wise view™

Samsung Secret

 Doc.No.
 LTN141AT09-3
 Rev.No
 04-A00-S-100209
 Page
 1 / 32

②



Approval

CONTENTS	
Revision History	(3)
General Description	(4)
 Absolute Maximum Ratings 1.1 Absolute Ratings of environment 1.2 Electrical Absolute Ratings 	(5)
2. Optical Characteristics	(7)
Electrical Characteristics 3.1 TFT LCD Module 3.2 Backlight Unit	(10)
4. Block Diagram 4.1 TFT LCD Module 4.2 LED connection and placement	(13)
 5. Input Terminal Pin Assignment 5.1 Input Signal & Power 5.2 eDP Interface 5.3 Timing Diagrams of eDP For Transmitting 5.4 Input Signals, Basic Display Colors and Gra 5.5 Pixel format 	ay Scale of Each Color.
6. Interface Timing6.1 Timing Parameters6.2 Timing Diagrams of interface Signal6.3 Power ON/OFF Sequence	8(20)
7. Outline Dimension	(24)
8. Packing	(24)
9. Markings & Others	(25)
10. General Precaution	(27)
11. EDID	(28)
	(30)

						1
Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	2 / 32	



REVISION HISTORY Approval Page Date Rev. No. Summary Feb. 9. 2010 A00 ΑII . The approval specification of LTN141AT09-3 was issued. Apr. 7. 2010 A01 ΑII . T-con Low Temp Margin ECR114547. Jun. 15. 2010 A02 ΑII . T-con FW Update ECR115223. **Samsung Secret** Doc.No. Rev.No LTN141AT09-3 Page 04-A00-S-100209 3 / 32



GENERAL DESCRIPTION

DESCRIPTION

LTN141AT09 is a color active matrix TFT (Thin Film Transistor) liquid crystal display (LCD) that uses amorphous silicon TFT as a switching devices. This model is composed of a TFT LCD panel, a driver circuit and a backlight unit. The resolution of a 14.1" contains 1,280 x 800 pixels and can display up to 262,144 colors. 6 O'clock direction is the Optimum viewing angle.

FEATURES

- Protective glass direct laminated
- 1280 x 800 pixels resolution
- · Low power consumption
- LED BLU Structure with embeded LED driver
- DE (Data enable) only mode
- eDP (Display Port) interface (1lane @ 2.7GHz)
- On board EDID chip
- RoHS compliance
- PVC free compliance
- BFR free compliance
- AS free compliance

APPLICATIONS

- Notebook PC
- If the usage of this product is not for PC application, but for others, please contact SEC.

GENERAL INFORMATION

Item	Specification	Unit	Note
Display area	303.36(H) x 189.6(V) (14.1" diagonal)	mm	
Driver element	a-Si TFT active matrix		
Display colors	262,144		
Number of pixel	1280 x RGB(3) x 800	pixel	16 : 10
Pixel arrangement	RGB vertical stripe		
Pixel pitch	0.2370(H) x 0.2370(V) (TYP.)	mm	
Display Mode	Normally white		
Surface treatment	Hard-Coating 7H		w/ Glass

Doc.No	. LTN141AT09-3	Rev.No	04-A00-S-100209	Page	4 / 32	
--------	----------------	--------	-----------------	------	--------	--

Mechanical Information

Global LCD Panel Exchange Center

Approval


Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	319.0	319.5	320.0	mm	w/o invertor ang'y
Module	Vertical (V)	205.0	206.5	207.0	mm	w/o inverter ass'y
size	Depth (D) [With the TSP]	-	-	7.7	mm	w/ glass
Weight [With the protective glass]		-	-	810	g	w/ glass

1. ABSOLUTE MAXIMUM RATINGS

1.1 ENVIRONMENTAL ABSOLUTE RATINGS

ltem	Symbol	Min.	Max.	Unit	Note
Storage temperate	TSTG	-20	60	°C	(1)
Operating temperate (Temperature of glass surface)	TOPR	0	50	°C	(1)
Shock (non-operating)	Snop	-	240	G	(2),(4)
Vibration (non-operating)	Vnop	(-	2.41	G	(3),(4)

Note (1) Temperature and relative humidity range are shown in the figure below. 95 % RH Max. (40 °C \geq Ta) Maximum wet - bulb temperature at 39 °C or less. (Ta > 40 °C) No condensation



- (2) 2ms, half sine wave, one time for $\pm X$, $\pm Y$, $\pm Z$.
- (3) 5-500 Hz, random vibration, 30min for X, Y, Z.
- (4) At testing Vibration and Shock, the fixture in holding the Module to be tested have to be hard and rigid enough so that the Module would not be twisted or bent by the fixture.
- (5) SEC can guarantee 250hr for high temp. reliability test.
- (6) Over 250hr, The TSP operation on edge area can be abnormal during high temp. operation,

Doc.No. LTN141AT09-3 Rev.No 04	00-S-100209 Page 5 / 32
--	-----------------------------



1.2 ELECTRICAL ABSOLUTE RATINGS

(1) TFT LCD MODULE

 $V_{DD} = 3.3V$, $V_{SS} = GND = 0V$

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	V _{DD}	V _{DD} - 0.3	V _{DD} + 0.3	V	(1)
Logic Input Voltage	Vin	VDD - 0.3	V _{DD} + 0.3	V	(1)

Note (1) Within Ta (25 \pm 2 °C)

Samsung Secret

Doc.No. Rev.No LTN141AT09-3 04-A00-S-100209 Page 6 / 32



2. OPTICAL CHARACTERISTICS

The following items are measured under stable conditions. The optical characteristics should be measured in a dark room or equivalent state with the methods shown in Note (5). Measuring equipment: TOPCON BM-5A and PR-650


*Ta = 25 + 2 °C \/pp=3 3\/ fv= 60Hz fpaux = 85 48MHz lu = 17 mArme

		*	a = 25 ± 2 °C), VDD=3.3	5V, fv= 60 I	HZ, fdclk=	85.48MHZ,	il = 17 mArm
Item		Symbol	Condition	Min.	Тур.	Max	Unit	Note
Contrast I (5 Poil		CR		350	400	-	-	(1), (2), (5)
Response Tir (Rising + F		Ткт_в/w		-	16	20	msec	(1), (3)
Average Lun of White (5		YL,AVE		650	730	- (cd/m ²	l∟=17mA (1), (4)
	Ded	Rx		0.580	0.610	0.640		
	Red	Ry		0.310	0.340	0.370		
	Croon	Gx	Normal	0.315	0.345	0.375		
Color Chromaticity	Green	G _Y	Viewing Angle	0.560	0.590	0.620		(1), (5) PR-650
(CIE)	Dlue	Вх	$ \phi = 0 $	0.125	0.155	0.185	-	
	Blue	By	0 = 0	0.040	0.070	0.100		
		Wx		0.283	0.313	0.343		
	White	WY		0.299	0.329	0.359		
Color Ga	mut		020	55	60	-	%	
	Hor.	θι	0302	55	<u> </u>	-	Degrees	
	HOI.	θR	CR≥10	55	-	-		
	Ver.	фн	CR 2 10	45	-	-		
Viewing		фь		45	-	-		(1), (5)
Angle	l law	θι		30	-	-		BM-5A
	Hor.	θR	CR ≥ 100	30	-	-	Degrees	
	Ver.	фн		10	-	-		
		фь		20	-	-		
13 Poir White Var		δL		-	-	1.54	-	(6)

Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	7 / 32	
---------	--------------	--------	-----------------	------	--------	--



Note 1) Definition of Viewing Angle : Viewing angle range ($10 \le C/R$, $100 \le C/R$)




Note 2) Definition of Contrast Ratio (CR): Ratio of gray max (Gmax), gray min (Gmin) at 5 points(4, 5, 7, 9, 10)


$$CR = \frac{CR(4) + CR(5) + CR(7) + CR(9) + CR(10)}{5}$$

(4), (5), (7), (9), (10) **Points** at the figure of Note (6).

Note 3) Definition of Response time:




Note 4) Definition of Average Luminance of White: measure the luminance of white at 5 points.



Doc.No.LTN141AT09-3Rev.No	04-A00-S-100209	Page	8 / 32
---------------------------	-----------------	------	--------




Note 5) After stabilizing and leaving the panel alone at a given temperature for 30 min , the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. 30 min after lighting the backlight. This should be measured in the center of screen. Environment condition : Ta = 25 ± 2 °C



[Optical characteristics measurement setup]

Note 6) Definition of 13 points white variation (δ L), [11 ~ 99]

$$\delta_L = \frac{\text{Maximum luminance of 13 points}}{\text{Minimum luminance of 13 points}}$$



Samsung Secret

Doc.No. **Page** LTN141AT09-3 Rev.No 04-A00-S-100209 9 / 32



3. ELECTRICAL CHARACTERISTICS

Approval


3.1 TFT LCD MODULE

Ta= 25 ± 2 °C


Item		Symbol	Min.	Тур.	Max.	Unit	Note
Voltage of Power	Supply	V _{DD}	3.0	3.3	3.6	V	
Interface Typ	ре	eDP	6	DP V1(D11	(1)		
Vsync Frequency		fv	-	60	-	Hz	
Hsync Frequency		fн	-	51.00	-	KHz	(fv*816)
Main Frequer	Main Frequency		-	85.48	-	MHz	(fh*1560)
Rush Curre	nt	Irush	-	-	1.5	А	(4)
	White		-	365	-	mA	(2),(3)*a
Current of Power Supply	Mosaic	ldd	-	400		♦ mA	(2),(3)*b
Сарру	V. stripe		-	450	485	mA	(2),(3)*c

Note (1) Display Port interface characteristics should be based on VESA standard (eDP V1 draft11)

- (2) $f_V = 60$ Hz, $f_{DCLK} = (76.38)$ MHZ, $V_{DD} = 3.3V$, DC Current.
- (3) Power dissipation pattern



Doc.No.LTN141AT09-3Rev.No	04-A00-S-100209	Page	10 / 32	
---------------------------	-----------------	------	---------	--





3.2 LED Driver

-LED qty.:10 X 6 X 2 = 120 EA

- LED Driver Manufacturer : Max17061 (Maxim)

Ta= 25 \pm 2 °C


Item	Symbol	Min.	Тур.	Max.	Unit	Note
Input Voltage	Vin	7.5	12	21	V	
Input Current	I	715	443	246	mA	
Input Power	Р	5.36	5.32	5.17	W	P= V _{in} X I
Operating Frequency	F。	0.9	-	1.1	MHz	
PWM Input Frequency	F _{РWМ}	5	-	100	kHz	
PWMI Duty Cycle	D	0	-	100	%	
		28.6	30	31.4	mA	Vin=7.5~21V, RISET = 133kohm
Output Current		19.1	20	20.9	mA	Vin=7.5~21V, RISET = 200kohm
(each LED string)	lout	18.1	19	19.9	mA	Vin=7.5~21V, RISET = 211kohm
		14.3	15	15.7	mA	Vin=7.5~21V, RISET = 266kohm

Note - Test Equipment : Fluke 45

Samsung Secret

 Doc.No.
 LTN141AT09-3
 Rev.No
 04-A00-S-100209
 Page
 12 / 32







5. INPUT TERMINAL PIN ASSIGNMENT

5.1. Input Signal & Power (eDP, Connector: 20455-030E-01 by I-PEX or equivalent)

PIN#	Symbol	Description
1	DIAG_LOOP	Diag pin for Dell testing. Pin 1 & 30 must be connected
2	H_GND	High Speed Ground
3	NC	No Connection (Reserved for 2lane)
4	NC	No Connection (Reserved for 2lane)
5	H_GND	High Speed Ground
6	Lane0_N	Complement Signal Link - Lane 0
7	Lane0_P	True Signal Link - Lane 0
8	H-GND	High Speed Ground
9	AUX+	True Signal - Auxiliary Channel
10	AUX-	Complement Signal - Auxiliary Channel
11	H-GND	High Speed Ground
12	VCC	VCC for LCD Module (3.3V)
13	VCC	VCC for LCD Module (3.3V)
14	BIST	Build-In Self Test Enable
15	GND	Ground
16	GND	Ground
17	HPD	HPD(Hot Plug Detect) signal pin
18	BL_GND	BL Ground
19	BL_GND	BL Ground
20	BL_GND	BL Ground
21	BL_GND	BL Ground
22	NC	No Connection (Reserved)
23	BL_PWM	System PWM Signal Input
24	SMBUS_CLK	Backlight Control CLK
25	SMBUS_DATA	Backlight Control Data
26	VBL	Backlight Power
27	VBL	Backlight Power
28	VBL	Backlight Power
29	VBL	Backlight Power
30	DIAG_LOOP	Diag pin for Dell testing. Pin 1 & 30 must be connected

Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	14 / 32	
---------	--------------	--------	-----------------	------	---------	--




5. INPUT TERMINAL PIN ASSIGNMENT

5.2. Input Signal & Power (TSP, Connector : HRS DF19KR-14P-1H Mating Connector: HRS DF19G-14S-1C)

Pin	Symbol	Function
1	VDD	Power (VDD=5.0V)
2	NC	No connect
3	NC	No connect
4	GND	GND
5	NC	No connect
6	NC	No connect
7	Tx	Transmit data
8	NC	No connect
9	NC	No connect
10	NC	No connect
11	Rx	Received data
12	NC	No connect
13	NC	No connect
14	GND	GND

Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	15 / 32
			0+7100 0 100200	. ugu	10,02








5.4 Timing Diagrams of eDP For Transmission

eDP Receiver : Integrated T-CON

The following requirements are compliant to VESA DisplayPort Standard v1.1a



Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
	-	1227	-	-	mUI	at 2MHz
Receiver Jitter	1	548	245	08	mUI	at 10MHz
Tolerance (HBR)	-	505)) •	mUI	at 20MHz
	-	491	-	1	mUI	at 100MHz
Receiver Jitter	-	1648	-	-	mUI	at 2MHz
Tolerance (HBR)	-	778	-	-	mUI	at 10MHz
	-	747	-	-	mUI	at 20MHz
Differential peak-to- peak input voltage	$V_{RX-DIFFp-p}$	100	1	1320	mV	HBR & RBR
RX DC Common Mode Voltage	VRX-DC-CM	-	GND	-	V	-
Lane Intra-pair	L _{RX-SKEW-} INTRA_PAIR	-	-	150	ps	High Bit Rate
Skew	L _{RX-SKEW-} INTRA_PAIR	ı	1	300	ps	Reduced Bit Rate

Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	17 / 32	
---------	--------------	--------	-----------------	------	---------	--



5.5 Input Signals, Basic Display Colors and Gray Scale of Each Color


											Sign	al								Gray
Color	Display		1	Re			ı				een						ue	1		Scale
		R0	R1	R2	R3	R4	R5	G0	G1	G2	G3	G4	G5	B0	B1	B2	В3	45	B5	Level
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	-
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	-
Basic	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	-
Colors	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	-
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1	-
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	-
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R0
	Dark	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1
Gray	↑	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R2
Scale	:	:	:	:	:	:	:	:	:	:	:	:				:	:	:	:	D2 D60
Of	:	:	:	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	R3~R60
Red	\downarrow	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	R61
	Light	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	R62
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	R63
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G0
	Dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	G1
Gray	↑	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	G2
Scale	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	00.000
Of	:	:	:	:	(…	::-		:.	(-:		:			:	:	:		G3~G60
Green	\rightarrow	0	0	0	0	0	0	1	0	1	1	1	1	0	0	0	0	0	0	G61
	Light	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	G62
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	G63
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	В0
	Dark	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	B1
Gray	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	B2
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	D3 DC0
Of		••		:	••		:	••	••	••	••	••		••	••	••	••	:	:	B3~B60
Blue	\downarrow	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	B61
	Light	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	B62
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	B63

Note 1) Definition of gray:

Rn: Red gray, Gn: Green gray, Bn: Blue gray (n=gray level)

Note 2)Input signal: 0 =Low level voltage, 1=High level voltage

Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	18 / 32	
---------	--------------	--------	-----------------	------	---------	--






6. INTERFACE TIMING

Approval


6.1 Timing Parameters

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
Frame Frequency	Cycle	T _V	806	816	833	Lines	
Vertical Active Display Term	Display Period	T_{VD}	ı	800	-	Lines	
One Line Scanning Time	Cycle	T _H	1320	1408	1650	Clocks	
Horizontal Active Display Term	Display Period	T _{HD}	-	1280	C	Clocks	

6.2 Timing diagrams of interface signal



Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	20 / 32
---------	--------------	--------	-----------------	------	---------






Timing	December	Reqd.	Limits (ms)		Neter
Parameter	Description	Ву	Min	Max	Notes
T1	Power rail rise time, 10% to 90%	Source	0.5	10	
T2	Delay from LCD Vcc to black video generation	Sink	0	200	Prevents display noise until valid video data is received from Source (see note1 below)
Т3	Delay from LCD Vcc to HPD high	Sink	0	200	Sink Aux Channel must be operational upon HPD high
T4	Delay from HPD high to link training initialization	Source	-	-	Allows for Source to read Link capability and initialize
T5	Link training duration	Source	-	-	Dependant on Source link training protocol
Т6	Link idle	Source	-	-	Min accounts for required BS-Idle pattern. Max allows for Source frame synchronization
Т7	Delay from valid video data from Source to video on display	Sink	0	50	Max allows Sink validate video data and timing
Т8	Delay from valid video data from Source to backlight	Source	-	-	Source must assure display video is stable
Т9	Delay from backlight disable to end of valid video data	Source	-	-	Source mush assure backlight is no longer illuminated (see note 1 below)
T10	Delay from end of valid video data from Source to power off	Source	0	500	
T11	Power rail fall time, 90% to 10%	Source		10	
T12	Power off time	Source	500	-	

Power Sequence Timing Parameters

- Note 1) The Sink must include the ability to generate black video autonomously. The Sink must automatically enable black video under the following conditions:
 - Upon LCD Vcc power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
 - When no Main Link data, or invalid video data, is received from the Source. Black video must be displayed within 50ms (max) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- Note 2) The Sink may implement the ability to disable the black video function, as described in Notes 1, above, for system development and debugging purposes.
- Note 3) The Sink must support Aux Channel polling by the Source immediately following LCD Vcc power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to respond to an Aux Channel transaction with the time specified within T3 max.

Doc.No. LTN141AT09-3 Rev.No 04-A00-S-100209 Page	22 / 32	
--	---------	--





# Description	Limits (ms)		#	Decemention	Limits (ms)		
	Description	Min	Max	#	Description	Min	Max
Та	VBL rising time	0.5	10	Те	VBL rising to BLU on (SMBus)	20	-
Tb	VBL falling time	0.5	10	Tf	BLU off to VBL falling (SMBus)	20	-
Тс	Valid data to VBL rising	10	-	Tg	Valid data to BLU on	200	-
Td	VBL falling to Valid data	10	-	Th BLU off to Valid data		200	-


Backlight Power Sequence Timing Parameters

Note 1) VBL should follow the Valid data to prevent BLU malfunction for preventing Fuse open, IC burnt, No BLU LED by surge current

		1		1		1
Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	23 / 32	










8. PACKING

- 1. CARTON(Internal Package)
 - (1) Packing Form
 Corrugated Cardboard box and Corrupad form as shock absorber
 - (2) Packing Method



Note 1) Total Weight: Approximately 9.5 kg

2) Acceptance number of piling : 10 sets

3) Carton size : 408(W) * 325(D) * 294(H)

Samsung Secret


 Doc.No.
 LTN141AT09-3
 Rev.No
 04-A00-S-100209
 Page
 25 / 32

	Global					
$\langle P \rangle$	(Hohal)	l (C.L.)	Panel	Excha	nae (Center
	Ciobai		1 diloi	LAGITA	iige i	

No	Part name	Quantity
1	Static electric protective sack	10
2	Packing case (Inner box) included shock absorber	1 set
3	Pictorial marking	2 pcs
4	Carton	1 set

9. MARKINGS & OTHERS


A nameplate bearing followed by is affixed to a shipped product at the specified location on each product.



NOTE 1). This code indicating year is omitted in the products of KIHEUNG site.

Product Code

(4) Nameplate Indication(Following example is only for reference)



Parts name : LTN141AT09-3 Lot number : XXXXXXXXXX

Inspected work week: 0901 Number (2009 year 1st week)

: Dell Part No ("**0CH244**" is for LTN141AT09-3) DP/N

A02 : Product Revision C ode Samsung Secret

Doc.No. LTN141AT09-3 Rev.No 04-A00-S-100209 **Page** 26 / 32



Panel revision code scheme (Refer to the Red box on the label)

Build Name(s)	Revision Code(s)
SST (WS)	X00, X01, X02, X09
PT (ES)	X10, X11, X12, X19
ST (CS)	X20, X21, X23, X29
XB (MP)	A00, A01, A02, A99

(6) Packing small box attach (Following example is only for reference)



0XXXXX: DELL P/N

Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	27 / 32	



10. GENERAL PRECAUTIONS

Approval

1. Handling

- (a) When the module is assembled, It should be attached to the system firmly using every mounting holes. Be careful not to twist and bend the modules.
- (b) Refrain from strong mechanical shock and / or any force to the module. In addition to damage, this may cause improper operation or damage to the module and CCFT back-light.
- (c) Note that polarizers are very fragile and could be easily damaged. Do not press or scratch the surface harder than a HB pencil lead.
- (d) Wipe off water droplets or oil immediately. If you leave the droplets for a long time, Staining and discoloration may occur.
- (e) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (f) The desirable cleaners are water, IPA (Isoprophyl Alcohol) or Hexane.

 Do not use Ketone type materials(ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (g) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs or clothes, it must be washed away thoroughly with soap.
- (h) Protect the module from static, it may cause damage to the C-MOS Gate Array IC.
- (i) Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (j) Do not disassemble the module.
- (k) Do not pull or fold the LED FPC.
- (I) Do not adjust the variable resistor which is located on the back side.
- (m) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (n) Pins of I/F connector shall not be touched directly with bare hands.

Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	28 / 32
---------	--------------	--------	-----------------	------	---------



2. STORAGE

Approval

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%.
- (b) Do not store the TFT-LCD module in direct sunlight.
- (c) The module shall be stored in a dark place. It is prohibited to apply sunlight or fluorescent light during the store.

3. OPERATION

- (a) Do not connect, disconnect the module in the "Power On" condition.
- (b) Power supply should always be turned on/off by following item 6.3 "Power on/off sequence ".
- (c) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interference.
- (d) The cable between the back-light connector and its inverter power supply shall be a minimized length and be connected directly. The longer cable between the back-light and the inverter may cause lower luminance of lamp(CCFT) and may require higher startup voltage (Vs).
- (e) The standard limited warranty is only applicable when the module is used for general notebook applications. If used for purposes other than as specified, SEC is not to be held reliable for the defective operations. It is strongly recommended to contact SEC to find out fitness for a particular purpose.
- (f) The operation at 40hz might cause flicker.

4. OTHERS

- (a) Ultra-violet ray filter is necessary for outdoor operation.
- (b) Avoid condensation of water. It may result in improper operation or disconnection of electrode.
- (c) Do not exceed the absolute maximum rating value. (the supply voltage variation, input voltage variation, variation in part contents and environmental temperature, so on) Otherwise the module may be damaged.
- (d) If the module displays the same pattern continuously for a long period of time, it can be the situation when the image "sticks" to the screen.
- (e) This module has its circuitry PCB's on the rear side and should be handled carefully in order not to be stressed.

Doc.No.LTN141AT09-3Rev.No	04-A00-S-100209	Page	29 / 32	
---------------------------	-----------------	------	---------	--



11. EDID

Approval

	Byte	Field Name and Comments	Value	Value
	(hex)		(hex)	(binary)
ļ	0	Header	00	00000000
Header	1	Header	FF	11111111
	2	Header	FF	11111111
	3	Header	FF	11111111
H He	4	Header	FF	11111111
			FF	11111111
ŀ	5 Header 6 Header 7 Header 8 EISA manufacture code = 3 Character ID 9 EISA manufacture code (Compressed ASCII)	FF	11111111	
			00	00000000
			4C	01001100
Vendor / Product EDID Version			A3	10100011
	0A	Panel Supplier Reserved – Product Code	41	01000001
	0B	Panel Supplier Reserved – Product Code	54	01010100
	0C	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000
\ \ Р	0D	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000
<u>ặ</u> 🗕	0E	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000
en ED	0F	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000
>	10	Week of manufacture	FF	11111111
l.	11	Year of manufacture	14	00010100
	12	EDID structure version # = 1	01	00000001
	13	EDID revision # = 4	04	00000100
်	14	Video I/P definition = Digital I/P	95	10010101
Display Display 16 17 18 19		Max H image size = (Rounded to cm)	1E	00011110
	16	Max V image size = (Rounded to cm)	13	00010011
	17	Display gamma = $(gamma \times 100)-100 = Example: (2.2 \times 100) - 100 = 120$	78	01111000
	18	Feature support (DPM (Standby, Suspend, Active), Color Type, Other Feature)	0A	00001010
	19	Red/Green Low bit (RxRy/GxGy)	3D	00111101
	1A	Blue/White Low bit (BxBy/WxWy)	F9	11111001
<u>-</u> ره	1B	Red X $Rx = 0.xxx$	9B	10011011
Panel Color Coordinates	1C	Red Y $Ry = 0.xxx$	55	01010101
	1D	Green X $Gx = 0.xxx$	57	01010111
	1E	Green Y Gy = $0.xxx$	99	10011001
	1F	Blue X $Bx = 0.xxx$	27	00100111
	20	Blue Y By = $0.xxx$	10	00010000
<u> </u>	21	White X $Wx = 0.xxx$	4F	01001111
	22	White Y $Wy = 0.xxx$	56	01010110
shed Timing	23	Established timings 1 (00h if not used)	00	00000000
ini Imi	24	Established timings 2 (00h if not used)	00	00000000
」 ~ ⊢	25	Manufacturer's timings (00h if not used)	00	00000000
	26	Standard timing ID1 (01h if not used)	01	00000001
	27	Standard timing ID1 (01h if not used)	01	00000001
	28	Standard timing ID2 (01h if not used)	01	00000001
	29	Standard timing ID2 (01h if not used)	01	00000001
	2A	Standard timing ID3 (01h if not used)	01	00000001
Standard Timing ID	2B	Standard timing ID3 (01h if not used)	01	00000001
mir	2C	Standard timing ID4 (01h if not used)	01	00000001
Ë	2D	Standard timing ID4 (01h if not used)	01	00000001
aro	2E	Standard timing ID5 (01h if not used)	01	00000001
pu	2F	Standard timing ID5 (01h if not used)	01	00000001
Sta	30	Standard timing ID6 (01h if not used)	01	00000001
	31	Standard timing ID6 (01h if not used)	01	00000001
	32	Standard timing ID7 (01h if not used)	01	00000001
	33	Standard timing ID7 (01h if not used)	01	00000001
	34	Standard timing ID8 (01h if not used)	01	00000001
	35	Standard timing ID8 (01h if not used)	01	00000001

Doc.No.	LTN141AT09-3	Rev.No	04-A00-S-100209	Page	30 / 32	
D0010.		110110	0+7100-0-100203	ı ugc	00 / 02	1



36 37 38 39	Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = xxxx pixels (lower 8 bits)	64 21 00	01100100
38 39			00100001
39	Horizontal Active = xxxx pixels (lower 8 bits)	00	
		00	00000000
2.4	Horizontal Blanking (Thbp) = xxxx pixels (lower 8 bits)	8C	10001100
3A	Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits)	51	01010001
3B	Vertical Active =xxxxlines	20	00100000
3C	Vertical Blanking (Tvbp) = xxxx lines (DE Blanking typ. for DE only panels)	32	00110010
3D	Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)	30	00110000
3E	Horizontal Sync, Offset (Thfp) = xxxx pixels	0C	00001100
3F	Horizontal Sync, Pulse Width = xxxx pixels	40	01000000
40	Vertical Sync, Offset (Tvfp) = xx lines Sync Width = xx lines	33	00110011
41	Horizontal Vertical Sync Offset/Width upper 2 bits	00	00000000
42		2F	00101111
		BE	10111110
		10	00010000
			00000000
			00000000
47	Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no strero, XX: See table xx for definition Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite, 11: Digital separate Bit[2:1] :The interpretation of bits 2 and 1 is dependent on the decode of bits 4 and 3 - see Table 3.18. Bit[0] :See Table VESA EDID spec for definition Referenced Default = 1Ah	1A	00011010
48	Pixel Clock/10,000 (LSB)	E4	11100100
49	Pixel Clock/10,000 (MSB)	13	00010011
4A	Horizontal Active = xxxxpixels (lower 8 bits)	00	00000000
4B	Horizontal Blanking (Thbp) = xxxx pixels (lower 8 bits)	18	00011000
4C	Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits)	51	01010001
4D	Vertical Active = xxxx lines	20	00100000
4E	Vertical Blanking (Tvbp) = xxxx lines (DE Blanking typ. for DE only panels)	10	00010000
4F		30	00110000
50		0C	00001100
		40	01000000
52		33	00110011
53		00	00000000
		2F	00101111
		BE	10111110
		10	00010000
			00000000
_			00000000
59	Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no strero, XX: See table xx for definition Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite, 11: Digital separate Bit[2:1] :The interpretation of bits 2 and 1 is dependent on the decode of bits 4 and 3 - see Table 3.18. Bit[0] :See Table VESA EDID spec for definition	1A	00011010
	41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 56 57 58	41 Horizontal Vertical Sync Offset/Width upper 2 bits 42 Horizontal Image Size = xxx mm 43 Vertical image Size = xxx mm 44 Horizontal Border = 0 (Zero for Notebook LCD) 45 Horizontal Border = 0 (Zero for Notebook LCD) 46 Vertical Border = 0 (Zero for Notebook LCD) 47 Bit[7] O. Non-interlace, 1: Interlace 48 Bit[65] OD. Normal display, no stereo, XX: See table xx for definition 48 Bit[43] OD. Analog composite, 01: Bipolar analog composite, 10: Digital 48 composite, 11: Digital separate 49 Bit[21] The interpretation of bits 2 and 1 is dependent on the decode of 40 bits 4 and 3 - see Table 3.18. 40 Bit[0] See Table VESA EDID spec for definition 41 Referenced Default = IAh 42 Pixel Clock/10,000 (LSB) 43 Pixel Clock/10,000 (MSB) 44 Horizontal Active = xxxxpixels (lower 8 bits) 45 Horizontal Blanking (Thbp) = xxxxpixels (lower 8 bits) 46 Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) 47 Vertical Active = xxxxlines 48 Vertical Blanking (Tvbp) = xxxxlines (DE Blanking typ, for DE only panels) 49 Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits) 40 Horizontal Sync, Offset (Thfp) = xxxxpixels 41 Horizontal Sync, Offset (Thfp) = xxxxpixels 42 Vertical Sync, Offset (Tvfp) = xxxlines 43 Horizontal Image Size = xxxmm 44 Horizontal Image Size = xxxmm 45 Horizontal Image Size = xxxmm 46 Horizontal Border = 0 (Zero for Notebook LCD) 47 Vertical Image Size = xxxmm 48 Horizontal Border = 0 (Zero for Notebook LCD) 48 Vertical Border = 0 (Zero for Notebook LCD) 49 Bit[7] O. Non-interlace, 1: Interlace 40 Bit[65] OD. Normal display, no stereo, XX: See table xx for definition 40 Bit[43] OD. Analog composite, 01: Bipolar analog composite, 10: Digital 41 composite, 11: Digital separate 42 Composite, 11: Digital separate 43 Bit 2-11 The interpretation of bits 2 and 1 is dependent on the decode of 44 bits 4 and 3 - see Table 3.18.	Horizontal Vertical Sync Offset/Width upper 2 bits

Samsung Secret

 Doc.No.
 LTN141AT09-3
 Rev.No
 04-A00-S-100209
 Page
 31 / 32



					Approval					
	5A	Flag			00	0	0000000			
	5B	Flag			00	C	0000000			
	5C	Flag			00	C	0000000			
	5D	Data Type Tag: Alphanumeric Da	ata String (ASCII)		FE	1	1111110			
	<i>5</i> E	Flag			00	C	00000000			
	5F	Dell P/N1 st Character			43	C	01000011			
	60	Dell P/N2 nd Character			48	C	01001000			
_	61	Dell P/N3 rd Character			32	C	00110010			
#3 Itiol	62	Dell P/N4 th Character			34		0110100			
er.	63	Dell P/N5 th Character			34	(00110100			
Descript ific infor		LCD Supplier FEDID Revision # Bit[7] : 0=X, 1=A Bit[6:0] : 00, 01, 02 for SST			8					
Timing Descripter #3 Dell specific information	64	10, 11, 12 for PT 20, 21, 22 for ST 00, 01, 02 for X-Build (i	if Bit[7]=1)		80	1	000000			
	65	Manufacturer P/N			31	0	00110001			
	66	Manufacturer P/N			34	(0110100			
	67	Manufacturer P/N			31	C	0110001			
	68	Manufacturer P/N			41	C	1000001			
	69	Manufacturer P/N			54	C	1010100			
	6A	Manufacturer P/N			0A	C	0001010			
	6B	Manufacturer P/N (If <13 char, th	en terminate with A	ASCII code ()Ah, set remaining char = 20h)	20	C	0100000			
	6C	Flag			00	C	0000000			
	6D	Flag			00	C	0000000			
	6E	Flag			00	0	0000000			
	6F	Data Type Tag: Manufacturer Sp	pecified Data 00		00	(0000000			
	70	Flag	1/7	-	00	C	0000000			
4	71	Color Management (True Color D	Depth, 2-bit FRC)		00	C	0000000			
# J.	72	Panel Type & Configurations (Bu	ılb/LED string #, S	tructure Revision, Panel Structure)	41	C	01000001			
ipte	73	Frame Rate Details (SDRRS, DRR	e, Min Frame Rate)	01	C	0000001				
scr	74	Light Controller Interface and Ma	19	C	00011001					
Öé	75	Front Surface / Polarizer and Pixel	lective, AG/Gossy)	00	C	0000000				
Timing Descripter #4	76	Multi-Media Features (Dynamic 1	00		0000000					
Ξ	77	Multi-Media Features (Active Ca		_	00		0000000			
F	78	Special Features #1 (In-Cell Scan			00		0000000			
	79			Drive, LVDS Channel or eDP Lane)	09		00001001			
	7A	Special Features #3 (3D, E-Privac		7	01		0000001			
	7B	(If <13 char, then terminate with A		et remaining char = 20h)	0A		00001010			
	7C	(If <13 char, then terminate with A		-	20		00100000			
	7D						0100000			
wns	7E	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) Extension flag (# of optional 128 FDID extension blocks to follow, Typ = 0)			00 000000					
Checksum	<i>7</i> F	Checksum (The 1-byte sumof all 128 bytes in this EDID block shall =0)			10101001 A9		0101001			
Samsı	Samsung Secret									
Doc.No	0.	LTN141AT09-3	Rev.No	04-A00-S-100209		Page	32 / 32			